BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//it-news-and-events.info//calendar//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
UID:event-175460@it-news-and-events.info
DTSTAMP:20260624T221922Z
DTSTART;TZID=America/New_York:20260515T110000
DTEND;TZID=America/New_York:20260515T120000
SUMMARY:Beyond Embedded! RISC-V in the Performance CPU Segment
DESCRIPTION:Wednesday\, May 27th\, 2026: 11:00 AM to 12:00 PM\n\nIn this we
 binar\, we discuss how SiFive has been able to deliver highly performant y
 et efficient\, out-of-order CPU IP for a variety of use cases.\n\nhttps://
 cms.it-news-and-events.info/html/back-issues/?article=175460
URL:https://cms.it-news-and-events.info/html/back-issues/?article=175460
END:VEVENT
END:VCALENDAR